

REMARKS

Reconsideration and allowance in view of the foregoing amendments and the following remarks are respectfully requested. Claims 1 and 9-14 are pending, claims 2-8 having been cancelled and claims 9-14 having been added.

The Examiner objected to the drawings indicating that they are allegedly extremely difficult to read, that the drawings are too close together to easily tell apart and out of order, that they fail to show adequate diagram labels as described in the specification, and that they show modified forms of construction in the same view.

Applicant is submitting a Drawing Change Authorization Request requesting permission to make changes to the drawings to address the above-mentioned objections. For example, fewer drawings now appear on the pages so that the figures are not crowded together, the figures now appear in numerical order, labels have been added to the figures, as described in the specification, and modified forms of construction in the same view have been corrected by making corrections to the specification so that the reference numerals, referred to in the specification, always refers to the proper item in the diagram. Further, many of the figures, for example, Figure 16L, appear to indicate items being referred to by two reference numbers. Applicant is requesting permission to change Figure 16L and other figures with similar problems such that reference numeral 1 now generally indicates a personal computer and the second reference numeral pointing to the item, usually reference numeral 30 or 40, refers to a particular microprocessor included within the personal computer.

For the above-mentioned reasons, Applicant submits that the drawing objections have been addressed and requests that the objections be withdrawn.

The Examiner objected to the specification because the claims begin with the phrase "In The Claims" instead of "I Claim", or "We Claim". Applicant has amended the

specification to use the phrase "I Claim" and respectfully requests that the objection be withdrawn.

The Examiner rejected claims 1-8 under 35 U.S.C. § 112, first paragraph, as allegedly containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Applicant traverses the rejection; however, claims 2-8 have been cancelled without prejudice rendering the rejection to those claims moot.

The Examiner pointed out that he believes that the specification fails to adequately teach how the master computer would subdivide an operation into two parts for use in a parallel processing system, as recited in claim 1. Applicant submits that the subdivision, by a master computer of an operation into two parts for use in a parallel processing system was well known in the art on the date the present application was filed. For example, U.S. Patent 5,590,284 to Crosetto ("Crosetto") explains how a master computer would subdivide an operation. See Column 5, lines 50-54.

Applicant is submitting chapter four of a book entitled, "Parallel Programming" by Lou Baker and Bradley J. Smith, published by McGraw-Hill in 1996. Applicant wishes to point out a portion of Chapter 4, pages 122-126, which describes a well-known technique called "Divide and Conquer" for subdividing an operation in two parts for use in parallel processing.

Applicant is also submitting Chapter 4 of "Parallel Programming Techniques and Applications Using Networked Workstations and Parallel Computers" by Barry Wilkinson and Michael Allen, published by Prentice Hall in 1999, after Applicant's filings date. Although this reference is not considered prior art, this is an example of a reference which further explains the well-known divide and conquer strategy.

Applicant submits that because a technique, such as "divide and conquer" was well known to one of ordinary skill in the art at the time the present application was filed, that one of ordinary skill in the art would understand how a master computer would subdivide an operation into two parts for use in a parallel processing system, such as recited in claim 1 and that therefore this application is enabled.

Applicant further submits that amended claim 1 is supported by the specification. For example, page 29, line 20 through page 30, line 1 describes a device signalling a server to indicate that a PC is available. The server would then control the PC for parallel processing or multitasking by another PC. Thus, the server acts as a master and the PC acts as a slave.

Applicant also wishes to point out that original claim 8 recited that the network includes at least one network server that participates in shared computer processing.

For the above-mentioned reasons, Applicant respectfully requests that the rejection to claim 1 be withdrawn.

The Examiner rejected claims 2-3 and 4-5 under 35 U.S.C. § 112, fourth paragraph, for allegedly failing to further limit the independent claim. Applicant has cancelled claims 2-3 and 4-5, thereby rendering the rejection moot. Therefore, Applicant respectfully requests that the rejection be withdrawn.

The Examiner rejected claims 1, 3, 5, 6 and 8 under 35 U.S.C. § 103(a) as allegedly being unpatentable over Crosetto in view of seti@home ("screensaver program, hereinafter SETI"). Applicant submits that amended claim 1 obviates the rejection. The rejection is moot with respect to claims 3, 5, 6 and 8 due to the cancellation of these claims.

Applicant developed a network server comprising a compensation determining mechanism to determine compensation for processing services provided by personal computers in a shared processing operation. Such a compensation determining mechanism

provides a new way for users of a network to be compensated for providing processing power to be used by others over a computer network.

Crosetto discloses a parallel processing system. However, Crosetto does not disclose a network server comprising a compensation determining mechanism, as recited in claim 1.

SETI is a project by which a PC user could loan his or her PC to be used to process radio signals received from space. A home computer's CPU cycles are borrowed by an automatic program for the processing of the radio signals. The program that runs on each client computer looks and behaves like a screensaver. It runs only when the machine is idle, at which time the computer's CPU is borrowed to process the radio signals. However, SETI does not disclose, teach or suggest a charge determining mechanism, as recited in claim 1.

Applicant submits that neither Crosetto nor SETI disclose, teach or suggest a network server comprising a compensation determining mechanism, as recited in claim 1. Therefore, Applicant requests that the rejection to claim 1 be withdrawn. Applicant submits that because claims 3, 5, 6 and 8 have been cancelled without prejudice that the rejections to these claims is moot and Applicant requests that the rejections be withdrawn.

The Examiner rejected claim 7 under 35 U.S.C. § 103(a) as allegedly being unpatentable over Crosetto and SETI in view of U.S. Patent 5,572,643 to Judson ("Judson"). Applicant submits that because claim 7 was cancelled without prejudice, that the rejection is now moot and respectfully requests that the rejection be withdrawn.


Applicant submits that new claims 9-14 depend from claim 1 and are patentable for the reasons discussed above regarding claim 1, as well as for reciting other important features.

All rejections and objections having been addressed, Applicant submits that the application is now in condition for allowance and a Notice to that effect is earnestly solicited.

Respectfully submitted,

PILLSBURY MADISON & SUTRO LLP

By



Richard C. Irving
Reg. No. 38,499
Tel. No.: (202) 861-3788
Fax No.: (202) 822-0944

DSL/RCI:ksh
1100 New York Avenue, N.W.
Ninth Floor
Washington, D.C. 20005-3918
(202) 861-3000







Fig. 3






Fig. 4A



I3







Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10A





Fig. 10B






Fig. 10 C




Fig. 10 D

Fig. 10E




Fig. 10F



Fig. 10 G





Fig. 10 H






Fig. 10J




Fig. 10K




Fig. 10L




Fig. 10M






Fig. 10N



Fig, 10"0"



Fig, 10 P




Fig. 10 Q







Fig. 11









Fig. 14B

Fig. 14C




Fig. 14D




Fig. 15




Fig. 16A






Fig. 16B



Figs 16A-Q & 16V-AA:

1. \rightarrow (30) indicates either master PC 1 or master microprocessor 30 chip within a PC 1.

Fig. 16 C



Like wise, 1 ~~40~~ indicates either a slave PCI or a slave microprocessor 40 chip within a PCI.

Either microprocessor 30 or microprocessor 40 can be a microprocessor 90, a PCI or a microchip

Note 100: mix of 100 & 99

Fig. 16 D




Fig. 16 E




Fig. 16 F




Fig. 16 G






Fig. 16 H




Master PC
off-loads
operation to
slave function

Fig. 16 I



Unavailable
S21 off-loads
results of S31 & S32
to S21' which takes
over

Fig. 16 J



Like Fig. 16 D
S21' replaces S21

Fig. 16 K




Fig. 16 L




Fig. 16 M







Fig. 16 N





Figs. 16 O - Q
are sections
of Fig. 16 F
Net (left upper)





Fig. 16 R



Like Fig. 10 C:
"Personal Computer
on a chip"
(Figs. 16 R-16 U)

Fig. 16 S




Fig. 16 T





Fig. 16U



Microprocessor 90
can be entire
PC1. on a single
microchip

Fig. 16V




Fig. 16W-X
Follows Fig.
16O-Q &
are also section
of Fig. 16F net

Fig. 16W





Fig. 16 X



like
Fig 10A
& 10B

Fig. 16 Y




Fig. 16 Z




Fig. 16AA




Fig. 17A




Fig. 17B




Fig. 17C





Fig. 17D







Fig. 18C





Fig. 18C like Fig. 16A & similarly
 VQ could be substituted for $3Q$ & $4Q$ in Figs. 16B-16Q & 16V-16AA and in similar Figures

Fig. 18D

Like Fig. 13



Note 99 & 100 mix

of VQ can be scaled to any size Quantum Computer QC

Fig. 19




Fig. 20A




Fig. 20B

